Now a days, a major stress in steganography is to hide the maximum information possible alongwith the consideration of minimum bits used in such a way that image is not significantly degraded after embedding and embedded information is immune to modifications from intelligent attacks or manipulations. In the present paper we are proposing mode and multiple methods which shows an improvement over existing digital logic steganography method with comparatively lesser number of bits used to insert and extract the hidden information from image.
INTRODUCTION
Steganography is a secret communcitation technique used to transmit secret message that have been embedded into an image. In image steganography, the original image and the embedded image are called the carrier image and the stego image respectively. Digital steganography uses the digital objects such as image, video, music or any other computer file for hiding the data. The idea was first given by simmons in 1983 [1] .
In this section we propose an improved steganographic method which shows improvement over digital logic method described by parvinder et al [2] . Bit replacement made in host image is negligible compared to existing embedded techniques [3] [4] [5] [6] [7] [8] [9] . In the present study, at first we are using digital operations based on logic gates alongwith mode and multiple method to derive the hidden information from image, after that we apply modulus operator for getting remainder and quotient. For doing so, we first selected the cover image and constructed the image matrix and information matrix respectively by converting each pixel of image into bits and the information into binary form. After construction, the image matrix and information matrix is so selected that the number of their columns should be same. We proposed a novel idea of multiplication factor to reduce the number of bits used to hide the information in the image. This factor should be (n)2 as only binary numbers are considered. We take "4" as multiplication factor as there will be only 4 remainders possible 0,1,2,3. But if we take larger number then it will be difficult to select the image. For example, if we take 16 as multiplication factor then there is a possibility of 16 remainders (0, 1, 2… 15). With these more number of remainders it would be difficult to select the specified rows of image matrix for insertion of opcode bits. It means larger the multiplication factor, harder will be the image selection. Proposed methods selected the images based on mode and multiple method alongwith digital logic operations to insert the message such that image is not significantly degraded after embedding and embedded information is immune to modifications from intelligent attacks or manipulations.An upper bound of 0.005 bits/pixel was determined for safe LSB embedding by Jessica et al [10] . Comparative analysis of LSB and digital logic gate with our proposed mode and multiple method given in table (2 & 3) and Figure (1) highlights the significance of present study.
DESCRIPTION OF PROPOSED METHOD 2.1 Insertion Method
In our study, we used the concept of modules operation along with logic gate operations (such as AND, OR, XOR and NOT as used by Parvinder et al) to get the information matrix rows from image matrix rows. We used the following opcodes for logic operations To make each row of information matrix, the above logic operations are applied one by one for all possible combinations of image rows and to insert the bits of above opcodes for the different logic operations we follow the table 1. Rest of rows For better understanding of the above said method let us suppose the size of image matrix is 256*256 bits and size of information to be hidden is 2 Kb (2048 bits). As per our assumption that the number of columns should be equal in both image matrix and information matrix, the above information of size 2Kb is written as 8*256 in information matrix
Further to get the first row of information matrix, we suggest the following steps:
1). Select any two rows of image matrix (e.g. I th row and J th row)
2). Apply any one logic operation from the above said logical operations 3). Divide the selected rows by multiplication factor (i. e. 4)
As it is well known that two rows are required if we apply any one of AND, OR, XOR logic gate operations whereas in case of NOT operation, only one row address of image matrix is needed. So select row/s (I th row and J th row in case of AND, OR and XOR logic gate operations whereas the single row in case of NOT logic gate operation) and then divide these row/s by multiplication factor and get R1 and Q1 in case of I th row, R2 and Q2 in case of J th row and R and Q (where the logic gate NOT is applied) as reminder and quotient respectively. The first and second bit of opcode, any one of the above stated four logic gates, should be inserted as per table 1 at rows (image). Now suppose we select 7 as I th row and 13 as J th row and then apply AND logic gate operation between them. After that we divide these rows by multiplication factor (i.e. 4) and get 3 (R1) and 1 (Q1) in case of 7 th row and 1(R2) and 3(Q2) in case of 13 th row as reminder and quotient respectively. By applying AND logic gate operation we get 00 as opcode, so the first bit (i.e. 0) of opcode should be inserted at rows (image) 3, 9, 15, 21, 27… 255 and similarly the second bit of opcode (i.e. 0) should be inserted at rows (image) 6, 12, 18, 24… 252 as per table 1.
Hence the total number of bits required to insert the 1 st row of information matrix are 14 bits (i.e. 2 bits for opcode + 6 bits for Q1 + 6 bits for Q2) and the embedded data for first row of matrix would be 00 000001 000010. When we used digital logic method (as described by Parvinder et al) we needed 18 bits to insert first row of information matrix for the same case. In case where all the rows of information matrix cannot be derived from image matrix, we will select another image for embedding. As already discussed only one row address of image matrix is needed in case of NOT operation, it further minimizes the size of embedded information to 8 bits (i.e. 2 bits for opcode + 6 bits for single quotient) in place of 14 bits in above example. The insertion method is represented by the following data flow diagram.
Extraction Method
To retrieve the hidden information from the encoded embedded image first we identify the opcode from the first two bits of the 14 bit message and then find their location. On the basis of location of opcode inserted, the remainder for I th and J th row was estimated. After estimating the remainder, the quotient/s was/were identified from 14 bit message (i.e. Q1 = 6 bits from next two bits of opcode & Q2 = last 6 bits of the message). Now to retrieve the row of image matrix we follow the formula; 
BENEFITS
1. Change is image size will reduced 2. Less no of bits are required 3. Less effort will be needed because less no. of bits are needed to be inserted or extracted.
RESULTS AND CONCLUSION
In this paper, a new method is proposed using mode and multiplication factor. By using this method the capacity of the message inserted inside the image is enhanced as well as the image quality of the stego image can be improved with low extra computational complexicity. Experiments show the effectiveness of the proposed method. The results obtained also show the improvement over the methods in reference [3] , [6] with respect to the change in image quality and capacity of the message insertion. The comparatively analysis of our proposed method with other methods is shown in table 2, 3 and figure 1. 
